

# Geridise. **ZK Workshop** -Day 4-

**Shankara Pailoor Research Scientist, Veridise** 





• Introduction to Circom

• Witness Generation vs. Constraints

• Constraint Dependence Graphs

• Use ZK Vanguard to find bugs



### Veridise. Picus - 30k feet view

### Picus is a verifier that automatically checks whether a ZK circuit is *underconstrained*

#### Circuit

```
template Num2Bits(n) {
    signal input in;
    signal output out[n];
    var lc1 = 0;
    var e^2 = 1;
   for (var i=0; i<n-1; i++) {</pre>
        out[i] <-- (in >> i) & 1;
        out[i] * (out[i] - 1) === 0;
        lc1 += out[i] * e2;
        e^2 = e^2 + e^2;
    lc1 === in;
```







### Veridise. What to expect!

**Theoretical Part** 

Learn what underconstrained circuits are. Why they are an important class of bugs.

**Overview of Picus.** □How it works. □How to use it.

**Practical Part Quiz** 



### Veridise. Circuit Correctness



#### • Recall ZK Programs consist of two parts: **Computation** and **Constraints**



### Veridise. | Circuit Correctness

- Recall ZK Programs consist of two parts: Computation and Constraints
- **Computation** is a normal computer program *P*(*x*, *w*) where (*w* possibly secret) that returns some value *y*
- **Constraints** are polynomial equations *C*(*x*, *w*, *y*)
- Ideally: Constraints and Computation are equivalent!



### Veridise. Equivalence

- We say a witness generation program P(x, w) = y is equivalent to satisfying assignment to C and vice-versa
- An execution trace for P is a mapping from signals in P to values obtained when executing the program on some input
- *C* to values that make *C* evaluate to true.

constraints C(x, w, y) if and only if every execution trace of P is a

• A satisfying assignment for constraints C is a mapping from variables in



### Veridise. | Example

### **Computation P** 01 <--- a / b; 02 <--- a + b;

#### **Execution Trace**

 $\{a \rightarrow 4, b \rightarrow 2, o1 \rightarrow 2, o2 \rightarrow 6\}$ 

#### Question: Are these equivalent?



#### Satisfying Assignment

$$\{a \rightarrow 2, b \rightarrow 1, o1 \rightarrow 1, o2 \rightarrow 3\}$$



## Veridise. Underconstrained Bugs

then C should be as well.

y, y', if C(x, w, y) and C(x, w, y') then y = y'



#### • If computation and constraints are equivalent, then if P is deterministic,

# • A circuit C is deterministic if for any input x, w and any pair of outputs

#### uit is **underconstrained** (nondeterministic) if it is not deterministic.

#### BigMod incorrectly omits range checks on the remainder #10

xu3kev merged 1 commit into ØxPARC:master from ecnerwala:rangecheckmod 🖵 on Apr 26

#### **Disclosure of recent vulnerabilities**

We have recently patched two severe bugs in Aztec 2.0. The first was found by an Aztec engineer and the second by community members.

1. Lack of range constraints for the tree\_index variable



### Veridise. | Example

#### BuggyExample.circom

```
template Num2Bits(n) {
    signal input in;
    signal output out[n];
    var lc1 = 0;
    var e2=1;
    for (var i = 0; i < n-1; i++) {
        out[i] <--- (in >> i) & 1;
        out[i] * (out[i] -1 ) === 0;
        lc1 += out[i] * e2;
        e2 = e2+e2;
    }
    lc1 === in;
}
```

#### **Constraints for** n = 3

*out*<sub>2</sub> is underconstrained

input *in* output  $out_0, out_1, out_2$   $out_0 \cdot (out_0 - 1) = 0$   $out_1 \cdot (out_1 - 1) = 0$  $out_0 + 2 * out_1 = in$ 

Attacker can pass in any value for *out*<sub>2</sub>



### Veridise. | Picus Demo

#### Demo Through Saas!



### Veridise. Existing Strategies

#### Static Analysis of Constraints

Apply predefined rules to quickly detect if circuit is properly constrained

input x output y  $z = 3x^2 + 4$ y = z + 2x

Since z is function of x and y is a function of both x and z we infer y is uniquely determined by input x



#### SMT

#### Underconstrained can be expressed as SMT query

#### $\exists y_1, y_2 . C[y_1/y] \land C[y_2/y] \land y_1 \neq y_2$

SAT means the circuit is underconstrained

Strategy	Pros	Cons
Analysis	Scalable	Many False Positives
SMT	Precise	Can't Scale



### Veridise. **Picus**



## Veridise. Uniqueness Constraint Propagator (UCP) (Static Analysis)

#### Takes as input field equations C, and set of signals K proven unique.

#### At the start of the algorithm $K = \{ \}$ .



Otherwise we send K' as input to SMT Phase

![](_page_13_Figure_7.jpeg)

![](_page_13_Figure_8.jpeg)

![](_page_13_Picture_9.jpeg)

![](_page_13_Picture_10.jpeg)

### Veridise. | Semantic Reasoning Engine (SMT)

### Semantic Reasoning Engine

If OutputSignals  $\subseteq K''$  we return

If K = K'' we return

Otherwise we send K'' to Static Analysis phase and repeat.

![](_page_14_Figure_7.jpeg)

![](_page_14_Picture_8.jpeg)

## Veridise. Tips for using Picus when auditing

make sure they are not underconstrained.

underconstrained when using a smaller parameter.

extract it from the rest and run Picus on the extracted portion.

• For larger Circuits, try using Picus on individual components first to

• If the Circuit is instantiated with a large parameter, first try and see if it is

• If you think there is an underconstrained bug in part of a circuit, try and

![](_page_15_Picture_8.jpeg)

## Veridise. | Conclusion

### Questions?

![](_page_16_Picture_3.jpeg)